Computer Organization Architecture
Description: Logical system design Quiz | |
Number of Questions: 15 | |
Created by: Shankara Prabhu | |
Tags: Logical system design Computer Organization and Architecture Computer Architect |
In which of the following modes, the effective branch address is the contents of a register or memory location that is accessed by any data related addressing modes except the immediate mode in 8086 processor?
Which of the following is a measure of how quickly an ADC changes its output to match a large, sudden change in the analog input?
Which of the following is used to provide a means of branching from one code segment to another in 8086 processor?
In which addressing mode, the branch specifies a register pair, which will contain the address for the branch in 8085 processor?
Which of the following uses fewer unique resistor values in DAC design, where there was a requirement of several different precise input resistor values?
Which of the following replaces the contents of IP and CS with the contents of two consecutive words in memory that are referenced using any data related addressing modes, except the immediate and register modes in 8086 processor?
Which circuit makes use of a free running counter and connect the output of a free running binary counter to the input of a DAC, then compare the analog output of the DAC with the analog input signal to be digitized?
In which of the following, the effective address is the sum of an 8 bit or 16 bit displacement and a based indexed address in 8086 processor?
In which of the following, the effective address is the sum of an 8 or 16 bit displacement and the contents of a base register or an index register in 8086 processor?
In which of the following, a very special counter circuit is used, which count by trying all values of bits starting with the most significant bits and finishing at the least significant bits?
Which of the following may be used with either conditional or unconditional branching, but a conditional branch instruction hasonly an 8 bit displacement in 8086 processor?
In which ADC, an integrator circuit is driven positive and negative in alternating cycles to ramp down and then up, rather than being reset to 0 volts at the end of every cycle?
In which addressing mode, the effective address of the datum is in the base register or an index register that is specified by the instruction in 8086 processor?
Which mode creates three byte long instructions and the first byte contains the operation to be performed and the second and third bytes contain the address in memory in 8085 processor?
In which ADC, an op-amp based circuit, called an integrator to generate a sawtooth waveform is used, instead of the use of a DAC with a ramped output?